

www.DataShjuNE 2009

GENERAL DESCRIPTION

The XRT86VX38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and Long-haul/Shorthual LIU integrated solution featuring R³ technology (Relayless, Reconfigurable, Redundancy) and BITS Timing element. The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VX38 provides protection from power failures and hot swapping.

The XRT86VX38 contains an integrated DS1/E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.

Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

The XRT86VX38 fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

Applications and Features (next page)




FIGURE 1. XRT86VX38 8-CHANNEL DS1 (T1/E1/J1) FRAMER/LIU COMBO

REV. 1.0.1

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- BITS Timing
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

FEATURES

- Supports Section 13 Synchronization Interface in ITU G.703 for both Transmit and Receive Paths
- Supports SSM Synchronous Messaging Generation (BOC for T1, National Bits for E1) on the Transmit Path
- Supports SSM Synchronous Messaging Extraction (BOC for T1, National Bits for E1) on the Receive Path
- Supports BITS timing generation on the Transmit Outputs
- Supports BITS timing extraction from NRZ data on the Analog Receive Path
- DS-0 Monitoring on both Transmit and Receive Time Slots
- Supports SSM Synchronization Messaging per ANSI T1.101-1999 and ITU G.704
- Supports a Customized Section 13 Synchronization Interface in G.703 at 1.544MHz
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Each channel has full featured Long-haul/Short-haul LIU
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS)
- Supports Common Channel Signalling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling





www.DataSiREV41.001

- OCTAL T1/E1/J1 FRAMER/LIU COMBO HARDWARE DESCRIPTION
- Extracts and inserts robbed bit signaling (RBS)
- 3 Integrated HDLC controllers for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Supports SPRM and NPRM
- Alarm Indication Signal with Customer Installation signature (AIS-CI)
- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- Full BERT Controller for generation and detection on system and line side of the chip
- PRBS, QRSS, and Network Loop Code generation and detection
- Seven Independent, simultaneous Loop Code Detectors per Channel
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- The framer block encodes and decodes the T1/E1/J1 Frame serial data
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 1.8V Inner Core
- 3.3V CMOS operation with 5V tolerant inputs
- 256-pin fpBGA and 329-pin fpBGA package with -40°C to +85°C operation

ORDERING INFORMATION

PART NUMBER	Package	OPERATING TEMPERATURE RANGE			
XRT86VX38IB329	329 Fine Pitch Ball Grid Array	-40°C to +85°C			
XRT86VX38IB256	256 Fine Pitch Ball Grid Array	-40°C to +85°C			



1	9	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
[0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Α
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	в
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	с
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Е
0	0	0	0	0	0										0	0	0	0	0	F
	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	G
0	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	н
	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	J
	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	к
	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	L
0	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	м
	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	N
	0	0	0	0	0										0	0	0	0	0	Р
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	т
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	U
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	v
(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	w

329 BALL - FINE PITCH BALL GRID ARRAY (BOTTOM VIEW - SEE PIN LIST FOR DESCRIPTION)



256 BALL - FINE PITCH BALL GRID ARRAY (BOTTOM VIEW - SEE PIN LIST FOR DESCRIPTION)

16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Α
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	в
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	с
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Е
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	н
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	J
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	к
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	L
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	м
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ν
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ρ
ο	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	т



LIST OF PARAGRAPHS

1.0 PIN LISTS	6
2.0 PIN DESCRIPTIONS	12



LIST OF FIGURES

Figure 1.: XRT86VX38 8-channel DS1 (T1/E1/J1) Framer/LIU Combo	
Figure 2.: ITU G.703 Pulse Template	
Figure 3.: ITU G.703 Section 13 Synchronous Interface Pulse Template	
Figure 4.: DSX-1 Pulse Template (normalized amplitude)	45

REV. 1.0.1

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

LIST OF TABLES

Table 1:: 329 Ball List by Ball Number	6
Table 2:: 256 Ball List by Ball Number	9
Table 3:: Pin Description Structure	12
Table 4:: E1 Receiver Electrical Characteristics	40
Table 5:: T1 Receiver Electrical Characteristics	41
Table 6:: E1 Transmitter Electrical Characteristics	41
Table 7:: E1 Transmit Return Loss Requirement	42
Table 8:: T1 Transmitter Electrical Characteristics	42
Table 9:: Transmit Pulse Mask Specification	43
Table 10:: E1 Synchronous Interface Transmit Pulse Mask Specification	44
Table 11:: DSX1 Interface Isolated pulse mask and corner points	45
Table 12:: AC Electrical Characteristics	46

www.DataSheel41.0.1

TABLE

ΡιΝ

A1

A2

A3

A4

A5

A6

A7

A8

A9

A10

A11

A12

A13

A14

A15

A16

A17

A18

A19

B1

B2

Β3

Β4

B5

B6

Β7

B8

B9

B10

B11

B12

RXSIG1

XRT86VX38

TABLE 1: 329 BALL LIST

1.0 PIN LISTS

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION TABLE 1: 329 BALL LIST

	В
BLE 1: 329 BALL LIST BY BALL NUMBER	ΡιΝ
BT BALL NOMBER	B13

TDI

BY BALL NUMBER PIN NAME RXLOS1 3 PIN NAME B14 TXMSYNC1 VDD B15 TXSIG1 VDDPLL18 B16 RXSERCLK2 VSS B17 RXSER2 DGND B18 TXSIG2 B19 RXSER3 VSS C1 RTIP0 RXSIG0 C2 RVDD0 RXSYNC0 C3 GNDPLL TXSYNC0 C4 VDDPLL18 TXSIG0 C5 VSS RXSERCLK1 C6 AGND VDD C7 aTEST TXSYNC1 C8 MCLKIN TXSER1 C9 TRST VSS C10 TCK RXCASYNC2 C11 RxSCLK0 RXCRCSYNC2 C12 RXSER1 RxSCLK2 C13 RXSYNC1 VDD C14 RXCASYNC1 GNDPLL C15 RXSYNC2 VDDPLL18 C16 RXSIG2 VDDPLL18 C17 TXSERCLK2 DVDD18 C18 TXMSYNC2 RXTSEL RXCRCSYNC3 C19 VDD D1 RRING0 TMS D2 RGND0 RXLOS0 D3 TTIP0 VDD D4 TVDD0 **TXMSYNC0** D5 GNDPLL TXSERCLK0

D6

TABLE 1: 329 BALL LIST

BY BALL NUMBER								
ΡιΝ	PIN NAME							
D7	TDO							
D8	RXSER0							
D9	RXSERCLK0							
D10	RXCRCSYNC0							
D11	TXSER0							
D12	RXCRCSYNC1							
D13	VDD18							
D14	TXSERCLK1							
D15	RXLOS2							
D16	TXSYNC2							
D17	TXSER2							
D18	RXSIG3							
D19	RXCASYNC3							
E1	RTIP1							
E2	RVDD1							
E3	TRING0							
E4	TGND0							
E5	ANALOG							
E6	VDD18							
E7	VSS							
E8	VDD18							
E9	VDD18							
E10	RXCASYNC0							
E11	VDD18							
E12	VDD18							
E13	VDD18							
E14	RxSCLK1							
E15	VDD18							
E16	VDD							
E17	RXSYNC3							
E18	RXLOS3							
E19	TXSYNC3							

BY BALL NUMBER								
ΡιΝ	PIN NAME							
F1	RRING1							
F2	VSS							
F3	TTIP1							
F4	TRING1							
F5	VDD							
F15	VDD18							
F16	RXSERCLK3							
F17	RxSCLK3							
F18	TXSERCLK3							
F19	TXSER3							
G1	RVDD2							
G2	RGND1							
G3	TGND1							
G4	TVDD1							
G5	VDD18							
G7	VDD18							
G8	VSS							
G9	VDD18							
G10	VSS							
G11	VDD18							
G12	VSS							
G13	VDD18							
G15	DATA7							
G16	TXMSYNC3							
G17	WR / R/W							
G18	TXSIG3							
G19	CS							
H1	RTIP2							
H2	RGND2							
H3	TRING2							
H4	TTIP2							
H5	VSS							

AVDD18

www.DOGTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



TABLE 1: 329 BALL LIST BY BALL NUMBER TABLE 1: 329 BALL LIST BY BALL NUMBER TABLE 1: 329 BALL LIST BY BALL NUMBER TABLE 1: 329 BALL LIST BY BALL NUMBER

E	BY	BALL NUMBER	BY BALL NUMBER				
Ρικ	I	PIN NAME	ΡιΝ	PIN NAME			
H7		VSS	K4	TTIP3			
H8		VSS	K5	TVDD3			
H9		VSS	K7	VSS			
H10)	VSS	K8	VSS			
H1′	1	VSS	K9	VSS			
H12	2	VSS	K10	VSS			
H1:	3	VSS	K11	VSS			
H1:	5	ADDR12	K12	VSS			
H16	6	DATA6	K13	VSS			
H17	7	ADDR14	K15	ADDR8			
H18	3	DATA5	K16	DATA2			
H19	9	ADDR13	K17	ALE / AS			
J1		RRING2	K18	ADDR10			
J2		RVDD3	K19	PTYPE2			
J3		TGND2	L1	RRING3			
J4		TVDD2	L2	RVDD4			
J5		VDD18	L3	TTIP4			
J7		VDD18	L4	TRING4			
J8		VSS	L5	TGND3			
J9		VSS	L7	VDD18			
J10)	VSS	L8	VSS			
J11		VSS	L9	VSS			
J12	2	VSS	L10	VSS			
J13	3	VDD18	L11	VSS			
J15	5	ADDR11	L12	VSS			
J16	6	ADDR9	L13	VDD18			
J17	7	VDD	L15	VDD18			
J18	3	INT	L16	ADDR4			
J19)	DATA4	L17	ADDR6			
K1		RTIP3	L18	DATA3			
K2		RGND3	L19	ADDR7			
K3		TRING3	M1	RTIP4			

BY	BALL NUMBER	BY BALL NUMBER					
ΡιΝ	PIN NAME	PIN	PIN NAME				
M2	RGND4	N19	ADDR0				
M3	TGND4	P1	RTIP5				
M4	TVDD4	P2	VSS				
M5	VDD18	P3	TGND5				
M7	VSS	P4	RVDD6				
M8	VSS	P5	TGND6				
M9	VSS	P15	VDD18				
M10	VSS	P16	VDD				
M11	VSS	P17	PTYPE0				
M12	VSS	P18	PCLK				
M13	VSS	P19	DATA1				
M15	ADDR3	R1	RRING5				
M16	RDY / DTACK	R2	RGND5				
M17	ADDR1	R3	TVDD6				
M18	ADDR2	R4	TRING6				
M19	ADDR5	R5	TTIP6				
N1	RRING4	R6	VSS				
N2	RVDD5	R7	RXCRCSYNC7				
N3	TTIP5	R8	TXMSYNC6				
N4	TRING5	R9	VDD18				
N5	TVDD5	R10	VDD18				
N7	VDD18	R11	VDD				
N8	VSS	R12	VDD18				
N9	VDD18	R13	VDD				
N10	VSS	R14	VDD18				
N11	VDD18	R15	VDD				
N12	VSS	R16	REQ1				
N13	VDD18	R17	RXSERCLK4				
N15	VSS	R18	VDD				
N16	DATA0	R19	ACK1				
N17	RD / DS / WE	T1	RTIP6				
N18	PTYPE1	T2	RGND6				



XRT86VX38

www.DataSheer411.00

TABLE 1: 329 BALL LIST BY BALL NUMBER

TABLE 1: 329 BALL LIST BY BALL NUMBER TABLE 1: 329 BALL LIST BY BALL NUMBER

BI	BALL NUMBER		BY BALL NUMBER					
ΡιΝ	PIN NAME	I	ΡιΝ	PIN NAME				
Т3	TTIP7		U16	TXMSYNC4				
T4	TVDD7		U17	RXCASYNC4				
T5	8KEXTOSC		U18	RXSIG4				
Т6	VDD18		U19	RXLOS4				
T7	VDD		V1	VDD				
Т8	RXSYNC7		V2	TGND7				
Т9	RXCASYNC7		V3	RGND7				
T10	RXSYNC6		V4	RESET				
T11	TXSERCLK5		V5	E1OSCCLK				
T12	RXSERCLK6		V6	TXMSYNC7				
T13	TXMSYNC5		V7	RXLOS7				
T14	RxSCLK5		V8	RXSER7				
T15	RXSERCLK5		V9	TXSYNC6				
T16	TXSYNC4		V10	RXCRCSYNC6				
T17	RXSYNC4		V11	RXLOS6				
T18	ACK0		V12	RXSIG6				
T19	REQ0		V13	TXSER5				
U1	RRING6		V14	RXSER5				
U2	RVDD7		V15	RXCASYNC5				
U3	TRING7		V16	TXSIG4				
U4	VDD		V17	TXSERCLK4				
U5	TXSERCLK7		V18	RXSER4				
U6	TXSIG7		V19	RXCRCSYNC4				
U7	RXSERCLK7		W1	VSS				
U8	RxSCLK7		W2	RTIP7				
U9	RXSIG7		W3	RRING7				
U10	TXSIG6		W4	TXON				
U11	RxSCLK6		W5	T1OSCCLK				
U12	VSS		W6	TXSER7				
U13	TXSYNC5		W7	TXSYNC7				
U14	RXSYNC5		W8	TXSERCLK6				
U15	RXLOS5		W9	TXSER6				

ΡιΝ	PIN NAME
W10	RXCASYNC6
W11	VDD
W12	RXSER6
W13	TXSIG5
W14	RXSIG5
W15	VDD
W16	RXCRCSYNC5
W17	TXSER4
W18	RxSCLK4
W19	VSS

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



PIN NAME

ADDR13

RRING2

RGND2

TTIP2

TRING2

TGND2

VDD18 VSS

VSS

VSS

VSS

ADDR14

DATA6

DATA7

DATA5

VDD

ADDR12

RTIP3

RVDD3 TTIP3

TRING3

TVDD3

VDD18

VSS

VSS

VSS

VSS

VDD18

PTYPE2

DATA4

ADDR10

INT

TABLE 2: 256 BALL LIST TABLE 2: 256 BALL LIST

BY BALL NUM

TABLE 2: 256 BALL LIST L NUMBER

TABLE 2: 256 BALL LIST							
BY	ΡιΝ						
ΡιΝ	PIN NAME	B16					
A1	GNDPLL	C1					
A2	GNDPLL	C2					
A3	VDDPLL18	C3					
A4	VDDPLL18	C4					
A5	RxTSEL	C5					
A6	TMS	C6					
A7	RXLOS0	C7					
A8	RXCRCSYNC0	C8					
A9	RXCASYNC0	C9					
A10	RXSERCLK1	C10					
A11	RXSYNC1	C11					
A12	TXMSYNC1	C12					
A13	RXSYNC2	C13					
A14	TXSYNC2	C14					
A15	RxSCLK2	C15					
A16	VDD	C16					
B1	RTIP0	D1					
B2	RVDD0	D2					
B3	VDDPLL18	D3					
B4	ANALOG	D4					
B5	AGND	D5					
B6	TDO	D6					
B7	RXSER0	D7					
B8	RXSERCLK0	D8					
B9	RXSYNC0	D9					
B10	RxSCLK0	D10					
B11	RXSER1	D11					
B12	TXSYNC1	D12					
B13	TXSERCLK1	D13					
B14	RXSER2	D14					

TXSERCLK2

B15

D15

: 256 Ball List All Number		2: 256 Ball List Ball Number	-	2: 25 Ball
PIN NAME	ΡιΝ	PIN NAME	ΡιΝ	
RXSER3	D16	RXLOS3	F16	
RRING0	E1	RRING1	G1	
RGND0	E2	RGND1	G2	
TTIP0	E3	TTIP1	G3	
GNDPLL	E4	TRING1	G4	
AVDD18	E5	TGND0	G5	
DVDD18	E6	MCLKIN	G6	
aTEST	E7	VSS	G7	
TDI	E8	VDD	G8	
TXSYNC0	E9	VSS	G9	
RXCRCSYNC1	E10	TXSER0	G10	
RXLOS1	E11	VDD	G11	
TXSER1	E12	RXCRCSYNC3	G12	
RXSERCLK2	E13	RXCASYNC3	G13	
RXCRCSYNC2	E14	TXMSYNC3	G14	
TXMSYNC2	E15	TXSYNC3	G15	
RXSYNC3	E16	TXSERCLK3	G16	
RTIP1	F1	RTIP2	H1	
RVDD1	F2	RVDD2	H2	
TRING0	F3	TGND1	H3	
TVDD0	F4	TVDD1	H4	
VDDPLL18	F5	TVDD2	H5	
DGND	F6	VSS	H6	
TRST	F7	VSS	H7	
ТСК	F8	VDD18	H8	
TXMSYNC0	F9	VDD18	H9	
TXSERCLK0	F10	VDD18	H10	
RXCASYNC1	F11	RXLOS2	H11	
RxSCLK1	F12	RxSCLK3	H12	
RXCASYNC2	F13	WR / R/W	H13	
TXSER2	F14	CS	H14	
RXSERCLK3	F15	TXSER3	H15	



www.DataSheevel1.0.1

XRT86VX38 OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

TABLE 2: 256 BALL LIST DV BALL NUMBED

TABLE 2: 256 BALL LIST DV RALL NUMBER

TABLE 2: 256 BALL LIST DV BALL NUMBER

TABLE 2: 256 BALL LIST BY BALL NUMBER

BY	BALL NUMBER	BY	BY BALL NUMBER			BY BALL NUMBER			BY BALL NUMBER		
ΡιΝ	PIN NAME	PIN	PIN NAME	1 [ΡιΝ	PIN NAME	ו	PIN	PIN NAME		
H16	ADDR11	K16	ADDR5	1	M16	PCLK	1	P16	RXLOS4		
J1	RRING3	L1	RRING4	Iľ	N1	RRING5		R1	RRING6		
J2	RGND3	L2	RGND4	Iľ	N2	RGND5		R2	RGND6		
J3	TTIP4	L3	TTIP5	IF	N3	TGND6		R3	RGND7		
J4	TRING4	L4	TRING5	lŀ	N4	TVDD7		R4	RESET		
J5	TGND3	L5	TGND5	lŀ	N5	TGND7		R5	E1OSCCLK		
J6	VDD18	L6	8KEXTOSC		N6	TXMSYNC7		R6	RXSERCLK7		
J7	VSS	L7	VDD18		N7	RXCRCSYNC7		R7	RXSYNC7		
J8	VSS	L8	VDD18		N8	TXSYNC6		R8	TXMSYNC6		
J9	VSS	L9	VDD18		N9	RXCASYNC6		R9	RXCRCSYNC6		
J10	VSS	L10	VDD18		N10	TXSERCLK5		R10	RXLOS6		
J11	VDD18	L11	ADDR3		N11	RXSYNC5		R11	TXMSYNC5		
J12	DATA3	L12	DATA1		N12	TXSER4		R12	RXCASYNC5		
J13	ADDR9	L13	ADDR0		N13	RXSYNC4		R13	RXCRCSYNC5		
J14	ADDR8	L14	ADDR1		N14	VDD		R14	RXCASYNC4		
J15	ADDR7	L15	RD / DS / WE		N15	ACK0		R15	RXCRCSYNC4		
J16	ALE / AS	L16	RDY / DTACK		N16	REQ0		R16	REQ1		
K1	RTIP4	M1	RTIP5		P1	RTIP6		T1	RVDD7		
K2	RVDD4	M2	RVDD5		P2	RVDD6		T2	RTIP7		
K3	TGND4	М3	TTIP6		P3	TTIP7		Т3	RRING7		
K4	TVDD4	M4	TRING6		P4	TRING7		T4	TXON		
K5	TVDD5	M5	TVDD6		P5	TXSER7		T5	T1OSCCLK		
K6	VDD18	M6	VDD		P6	TXSERCLK7		T6	TXSYNC7		
K7	VSS	M7	RxSCLK7		P7	RXLOS7		T7	TXSERCLK6		
K8	VSS	M8	RXCASYNC7		P8	RXSER7		Т8	TXSER6		
K9	VSS	M9	VDD		P9	RxSCLK6		Т9	RXSYNC6		
K10	VSS	M10	RXSERCLK6		P10	TXSER5		T10	RXSER6		
K11	VDD18	M11	TXSYNC5		P11	RXSER5		T11	RxSCLK5		
K12	DATA2	M12	PTYPE1		P12	RXLOS5		T12	RXSERCLK5		
K13	ADDR4	M13	PTYPE0	<u>∣</u>	P13	TXMSYNC4]	T13	TXSYNC4		
K14	ADDR6	M14	DATA0		P14	RXSERCLK4		T14	TXSERCLK4		
K15	ADDR2	M15	ACK1		P15	RXSER4		T15	RxSCLK4		

www.DOGTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



TABLE 2: 256 BALL LIST BY BALL NUMBER

Ριν	PIN NAME
T16	VDD



www.DataSi**REV.U.0.1**n

2.0 PIN DESCRIPTIONS

There are six types of pins defined throughout this pin description and the corresponding symbol is presented in table below. The per-channel pin is indicated by the channel number or the letter 'n' which is appended at the end of the signal name, for example, TxSERn, where "n" indicates channels 0 to 7. All output pins are "tri-stated" upon hardware RESET.

SYMBOL	PIN TYPE
I	Input
0	Output
I/O	Bidirectional
GND	Ground
PWR	Power
NC	No Connect

The structure of the pin description is divided into eleven groups, as presented in the table below

SECTION	PAGE NUMBER
Transmit System Side Inter- face	page 13
Receive System Side Inter- face	page 18
Receive Line Interface	page 23
Transmit Line Interface	page 24
Timing Interface	page 25
JTAG Interface	page 26
Microprocessor Interface	page 26
Power Pins (3.3V)	page 35
Power Pins (1.8V)	page 36
Ground Pins	page 37
No Connect Pins	page 38

TABLE 3: PIN DESCRIPTION STRUCTURE

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 PKG BALL#	256 Ркс Ball #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSER0/	D11	E10	Ι	-	Transmit Serial Data Input (TxSERn)/Transmit Positive
TxPOS0					Digital Input (TxPOSn):
TxSER1/	A14	C12			The exact function of these pins depends on the mode of
TxPOS1					operation selected, as described below.
TxSER2/	D17	D14			DS1/E1 Mode - TxSERn
TxPOS2					These pins function as the transmit serial data input on the
TxSER3/	F19	F15			system side interface, which are latched on the rising edge of
TxPOS3					the TxSERCLKn pin. Any payload data applied to this pin will be inserted into an outbound DS1/E1 frame and output to the
TxSER4/	W17	N12			line. In DS1 mode, the framing alignment bits, facility data link
TxPOS4					bits, CRC-6 bits, and signaling information can also be
TxSER5/	V13	P10			inserted from this input pin if configured appropriately. In E1
TxPOS5					mode, all data intended to be transported via Time Slots 1
TxSER6/	W9	T8			through 15 and Time slots 17 through 31 must be applied to this input pin. Data intended for Time Slots 0 and 16 can also
TxPOS6					be applied to this input pin If configured accordingly.
TxSER7/	W6	P5			DS1 or E1 High-Speed Multiplexed Mode* - TxSERn
TxPOS7					In this mode, these pins are used as the high-speed multi- plexed data input pin on the system side. High-speed multi- plexed data of channels 0-3 must be applied to TxSER0 and high-speed multiplexed data of channels 4-7 must be applied to TxSER4 in a byte or bit-interleaved way. The framer latches in the multiplexed data on TxSER0 and TxSER4 using TxM- SYNC/TxINCLK and demultiplexes this data into 4 serial streams. The LIU block will then output the data to the line interface using TxSERCLKn. DS1 or E1 Framer Bypass Mode - TxPOSn In this mode, TxSERn is used for the positive digital input pin (TxPOSn) to the LIU. Note: 1. *High-speed multiplexed modes include (For T1/E1) 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode. 2. In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
					3. These 8 pins are internally pulled "High" for each channel.



XRT86VX38

SIGNAL NAME	329 PKG BALL#	256 Ркс Ball #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSERCLK0/	B11	D10	I/O	12	Transmit Serial Clock (TxSERCLKn)/Transmit Line Clock
TxLINECLK0					(TxSERCLKn):
TxSERCLK1/	D14	B13			The exact function of these pins depends on the mode of
TxLINECLK1					operation selected, as described below.
TxSERCLK2/	C17	B15			In Base-Rate Mode (1.544MHz/2.048MHz) - TxSERCLKn:
TxLINECLK2					This clock signal is used by the transmit serial interface to
TxSERCLK3/	F18	E16			latch the contents on the TxSERn pins into the T1/E1 framer on the rising edge of the TxSERCLKn. These pins can be con-
TxLINECLK3					figured as input or output as described below.
TxSERCLK4/	V17	T14			When TxSERCLKn is configured as Input:
TxLINECLK4					These pins will be inputs if the TxSERCLK is chosen as the
TxSERCLK5/	T11	N10			timing source for the transmit framer. Users must provide a
TxLINECLK5					1.544MHz clock rate to this input pin for T1 mode of operation,
TxSERCLK6/	W8	T7			and 2.048MHz clock rate in E1 mode.
TxLINECLK6					When TxSERCLKn is configured as Output:
TxSERCLK7/	U5	P6			These pins will be outputs if either the recovered line clock or the MCLK PLL is chosen as the timing source for the T1/E1
TxLINECLK7					transmit framer. The transmit framer will output a 1.544MHz
					clock rate in T1 mode of operation, and a 2.048MHz clock rate
					in E1 mode.
					DS1/E1 High-Speed Backplane Modes* - TxSERCLKn as INPUT ONLY
					In this mode, TxSERCLK is an optional clock signal input which is used as the timing source for the transmit line inter- face, and is only required if TxSERCLK is chosen as the tim- ing source for the transmit framer. If TxSERCLK is chosen as the timing source, system equipment should provide 1.544MHz (For T1 mode) or 2.048MHz (For E1 mode) to the TxSERCLKn pins on each channel. TxSERCLK is not required if either the recovered clock or MCLK PLL is chosen as the timing source of the device. High speed or multiplexed data is latched into the device using
					the TxMSYNC/TxINCLK high-speed clock signal.
					DS1 or E1 Framer Bypass Mode - TxLINECLKn
					In this mode, TxSERCLKn is used as the transmit line clock (TxLINECLK) to the LIU.
					Note: *High-speed backplane modes include (For T1/E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
					Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
					Note: These 8 pins are internally pulled "High" for each channel.

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 PKG BALL#	256 Ркс Ball #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSYNC0/ TxNEG0	A9	C9	I/O	12	Transmit Single Frame Sync Pulse (TxSYNCn) / Transmit Negative Digital Input (TxNEGn):
TxSYNC1/ TxNEG1	A13	B12			The exact function of these pins depends on the mode of operation selected, as described below.
TxNEGT TxSYNC2/	D16	A14			DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - TxSYNCn:
TxNEG2 TxSYNC3/ TxNEG3	E19	E15			These TxSYNCn pins are used to indicate the single frame boundary within an outbound T1/E1 frame. In both DS1 or E1 mode, the single frame boundary repeats every 125 microsec-
TxSYNC4/ TxNEG4	T16	T13			onds (8kHz). In DS1/E1 base rate, TxSYNCn can be configured as either input or output as described below.
TxSYNC5/	U13	M11			When TxSYNCn is configured as an Input:
TxNEG5					Users must provide a signal which must pulse "High" for one
TxSYNC6/ TxNEG6	V9	N8			period of TxSERCLK during the first bit of an outbound DS1/ E1 frame. It is imperative that the TxSYNC input signal be syn- chronized with the TxSERCLK input signal.
TxSYNC7/	W7	T6			When TxSYNCn is configured as an Output:
TxNEG7					The transmit T1/E1 framer will output a signal which pulses "High" for one period of TxSERCLK during the first bit of an outbound DS1/E1 frame.
					DS1/E1 High-Speed Backplane Modes* - TxSYNCn as INPUT ONLY:
					In this mode, TxSYNCn must be an input regardless of the clock source that is chosen to be the timing source for the transmit framer. In 2.048MVIP/4.096/8.192MHz high-speed modes, TxSYNCn pins must be pulsed 'High' for one period of TxSERCLK during the first bit of the outbound T1/E1 frame. In HMVIP mode, TxSYNC0 and TxSYNC4 must be pulsed 'High' for 4 clock cycles of the TxMSYNC/TxINCLK signal in the position of the first two and the last two bits of a multiplexed frame. In H.100 mode, TxSYNC0 and TxSYNC4 must be pulsed 'High' for 2 clock cycles of the TxMSYNC/TxINCLK signal in the position of the first and the last bit of a multiplexed frame. DS1 or E1 Framer Bypass Mode - TxNEGn
					In this mode, TxSYNCn is used as the negative digital input pin (TxNEG) to the LIU.
					Note: *High-speed backplane modes include (For T1/E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode.
					Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
					Note: These 8 pins are internally pulled "Low" for each channel.



XRT86VX38

SIGNAL NAME	329 PKG BALL#	256 Pkg Ball #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION		
TxMSYNC0/ TxINCLK0	B10	D9	I/O	12	Multiframe Sync Pulse (TxMSYNCn) / Clock (TxINCLKn)	Transmit Input	
TxMSYNC1/ TxINCLK1	B14	A12			The exact function of these pins depend operation selected, as described below.		
TxMSYNC2/ TxINCLK2	C18	C15			DS1/E1 Base Rate Mode (1.544MHz/2. SYNCn		
TxMSYNC3/ TxINCLK3	G16	E14			In this mode, these pins are used to indi boundary within an outbound DS1/E1 fra	ame.	e
TxMSYNC4/ TxINCLK4	U16	P13			In DS1 ESF mode, TxMSYNCn repeats In DS1 SF mode, TxMSYNCn repeats e	every 1.5ms.	
TxMSYNC5/ TxINCLK5	T13	R11			In E1 mode, TxMSYNCn repeats every 2 If TxMSYNCn is configured as an input, pulse "High" for one period of TxSERCL	TxMSYNCn must	t of
TxMSYNC6/ TxINCLK6	R8	R8			an outbound DS1/E1 multi-frame. It is in TxMSYNC input signal be synchronized	nperative that the	
TxMSYNC7/ TxINCLK7	V6	N6			input signal. If TxMSYNCn is configured as an output of the T1/E1 framer will output and pulse one period of TxSERCLK during the first DS1/E1 frame. DS1/E1 High-Speed Backplane Modes INPUT ONLY) In this mode, this pin must be used as th clock pin (TxINCLKn) for the backplane high-speed or multiplexed data on the Ta	TxMSYNC "High" t bit of an outbound s* - (TxINCLKn as he high-speed input interface to latch in xSERn pin. The fre	for d t
					quency of TxINCLK is presented in the t OPERATION MODE	FREQUENCY OF TXINCLK(MHZ)	
					2.048MVIP non-multiplexed	2.048	
					4.096MHz non-multiplexed	4.096	
					8.192MHz non-multiplexed	8.192	
					12.352MHz Bit-multiplexed (DS1 ONLY)	12.352	
					16.384MHz Bit-multiplexed	16.384	
					16.384 HMVIP Byte-multiplexed	16.384	
					16.384 H.100 Byte-multiplexed	16.384	
					 Notes: *High-speed backplane modes 2.048MVIP, 4.096MHz, 8.1 HMVIP, H.100, Bit-multiplexed only) 12.352MHz Bit-multiplexed In DS1 high-speed modes, the into an E1 frame by ignoring (don't care). These 8 pins are internally p channel. 	192MHz, 16.384M d modes, and (For ed mode. e DS-0 data is mapp every fourth time s	/Hz T1 ped slot

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE(MA)	DESCRIPTION
TxSIG0 TxSIG1 TxSIG2 TxSIG3 TxSIG4 TxSIG5 TxSIG6 TxSIG7	A10 B15 B18 G18 V16 W13 U10 U6		I/O	8	 Transmit Time Slot Octet Identifier Output 0 (TxCHNn_0) / Transmit Serial Signaling Input (TxSIGn): The exact function of these pins depends on whether or not the transmit framer enables the transmit fractional/signaling interface, as described below: If transmit fractional/signaling interface is disabled - No function If transmit fractional/signaling interface is enabled - TxSIGn: These pins can be used to input robbed-bit signaling data to be inserted within an outbound DS1 frame or to input Channel Associated Signaling (CAS) data within an outbound E1 frame, as described below. T1 Mode: Signaling data (A,B,C,D) of each channel must be provided on bit 4,5,6,7 of each time slot on the TxSIG pin if 16- code signaling is used. If 4-code signaling is selected, signal- ing data (A,B) of each channel must be provided on bit 4, 5 of each time slot on the TxSIG pin. If 2-code signaling is selected, signaling data in E1 mode can be provided on the TxSIGn pins on a time-slot-basis as in T1 mode, or it can be provided on time slot 16 only via the TxSIGn input pins. In the latter case, signaling data (A,B,C,D) of channel 1 and channel 17 must be inserted on the TxSIGn pin during time slot 16 of frame 1, signaling data (A,B,C,D) of channel 2 and channel 18 must be inserted on the TxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) must be inserted on the TxSIGn pin during time slot 16 of frame 0. NOTE: Transmit fractional interface can be enabled by programming to bit 4 - TxFr1544/TxFr2048 bit from register 0xn120 to '1'. NOTE: These 8 pins are internally pulled "Low" for each channel.



SIGNAL NAME	329 PKG BALL#	256 Ркс Ваll #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxSYNC0/	A8	B9	I/O	12	Receive Single Frame Sync Pulse (RxSYNCn):
RxNEG0					The exact function of these pins depends on the mode of
RxSYNC1/	C13	A11			operation selected, as described below.
RxNEG1					DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) -
RxSYNC2/	C15	A13			RxSYNCn: These RxSYNCn pins are used to indicate the single
RxNEG2 RxSYNC3/ RxNEG3	E17	C16			frame boundary within an inbound T1/E1 frame. In both DS1 or E1 mode, the single frame boundary repeats every 125 microseconds (8kHz).
RxSYNC4/	T17	N13			In DS1/E1 base rate, RxSYNCn can be configured as
RxNEG4					either input or output depending on the slip buffer configu-
RxSYNC5/	U14	N11			ration as described below.
RxNEG5					When RxSYNCn is configured as an Input:
RxSYNC6/	T10	Т9			Users must provide a signal which must pulse "High" for
RxNEG6 RxSYNC7/ RxNEG7	Т8	R7			one period of RxSERCLK and repeats every 125μ S. The receive serial Interface will output the first bit of an inbound DS1/E1 frame during the provided RxSYNC pulse.
					Note: It is imperative that the RxSYNC input signal be synchronized with the RxSERCLK input signal.
					When RxSYNCn is configured as an Output:
					The receive T1/E1 framer will output a signal which pulses "High" for one period of RxSERCLK during the first bit of an inbound DS1/E1 frame.
					DS1/E1 High-Speed Backplane Modes* - RxSYNCn as INPUT ONLY:
					In this mode, RxSYNCn must be an input regardless of the slip buffer configuration. In 2.048MVIP/4.096/ 8.192MHz high-speed modes, RxSYNCn pins must be pulsed 'High' for one period of RxSERCLK during the first bit of the inbound T1/E1 frame. In HMVIP mode, RxSYNCn must be pulsed 'High' for 4 clock cycles of the RxSERCLK signal in the position of the first two and the last two bits of a multiplexed frame. In H.100 mode, RxSYNCn must be pulsed 'High' for 2 clock cycles of the RxSERCLK signal in the position of the first and the last bit of a multiplexed frame.
					DS1 or E1 Framer Bypass Mode - RxNEGn
					In this mode, RxSYNCn is used as the Receive negative digital output pin (RxNEG) from the LIU.
					Note: *High-speed backplane modes include (For T1/ E1) 2.048MVIP, 4.096MHz, 8.192MHz, 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit- multiplexed mode.
					Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don't care).
					Note: These 8 pins are internally pulled "Low" for each channel.

www.DOGTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 Ркс Ball#	256 Ркс Ваll #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxCRCSYNC0 RxCRCSYNC1 RxCRCSYNC2 RxCRCSYNC3 RxCRCSYNC4 RxCRCSYNC5 RxCRCSYNC6 RxCRCSYNC7	D10 D12 A17 C19 V19 W16 V10 R7	A8 C10 C14 E12 R15 R13 R9 N7	0	12	 Receive Multiframe Sync Pulse (RxCRCSYNCn): The RxCRCSYNCn pins are used to indicate the receive multi-frame boundary. These pins pulse "High" for one period of RxSERCLK when the first bit of an inbound DS1/E1 Multi-frame is being output on the RxCRCSYNCn pin. In DS1 ESF mode, RxCRCSYNCn repeats every 3ms In DS1 SF mode, RxCRCSYNCn repeats every 1.5ms
					• In E1 mode, RxCRCSYNCn repeats every 2ms.
RxCASYNC0 RxCASYNC1 RxCASYNC2 RxCASYNC3 RxCASYNC4 RxCASYNC5 RxCASYNC6 RxCASYNC7	E10 C14 A16 D19 U17 V15 W10 T9	A9 D11 D13 E13 R14 R12 N9 M8	0	12	Receive CAS Multiframe Sync Pulse (RxCASYNCn): - E1 Mode Only The RxCASYNCn pins are used to indicate the E1 CAS Multif-frame boundary. These pins pulse "High" for one period of RxSERCLK when the first bit of an E1 CAS Multi-frame is being output on the RxCASYNCn pin.



XRT86VX38

SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION	١
RxSERCLK0/ RxLINECLK0	D9	B8	I/O	12	Receive Serial Clock Signal (Rx Line Clock (RxLINECLKn):	SERCLKn) / Receive
RxSERCLK1/	A11	A10			The exact function of these pins de operation selected, as described b	•
RxLINECLK1 RxSERCLK2/ RxLINECLK2	B16	C13			In Base-Rate Mode (1.544MHz/2. CLKn:	
RxSERCLK3/ RxLINECLK3	F16	D15			These pins are used as the receive system side interface which can be input or output. The receive serial	e configured as either
RxSERCLK4/ RxLINECLK4	R17	P14			on RxSERn on the rising edge of F When RxSERCLKn is configured	RxSERCLKn.
RxSERCLK5/ RxLINECLK5	T15	T12			These pins will be inputs if the slip path is enabled. System side equip	buffer on the Receive
RxSERCLK6/ RxLINECLK6	T12	M10			1.544MHz clock rate to this input p ation, and 2.048MHz clock rate in	in for T1 mode of oper-
RxSERCLK7/ RxLINECLK7	U7	R6			When RxSERCLKn is configured These pins will be outputs if slip bu receive framer will output a 1.544M mode of operation, and a 2.048MH mode.	Iffer is bypassed. The IHz clock rate in T1
					DS1/E1 High-Speed Backplane M as INPUT ONLY)	/lodes* - (RxSERCLK
					In this mode, this pin must be used input clock for the backplane interf speed or multiplexed data on the F quency of RxSERCLK is presented	ace to output high- RxSERn pin. The fre-
					OPERATION MODE	FREQUENCY OF RXSERCLK(MHZ)
					2.048MVIP non-multiplexed	2.048
					4.096MHz non-multiplexed	4.096
					8.192MHz non-multiplexed	8.192
					12.352MHz Bit-multiplexed (DS1 ONLY)	12.352
					16.384MHz Bit-multiplexed	16.384
					16.384 HMVIP Byte-multiplexed	16.384
					16.384 H.100 Byte-multiplexed	16.384
					Notes: 1. *High-speed backplane r E1) 2.048MVIP, 4. 16.384MHz HMVIP, F modes, and (For T1 multiplexed mode. 2. For DS1 high-speed mode mapped into an E1 fra fourth time slot (don't card	096MHz, 8.192MHz, d.100, Bit-multiplexed only) 12.352MHz Bit- odes, the DS-0 data is me by ignoring every

www.DOGTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

EXAR Powering Connectivity REV. 1.0.1

SIGNAL NAME	329 PKG BALL#	256 Pkg Ball #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxSERCLK0/	D9	B8	I/O	12	(Continued)
RxLINECLK0					DS1 or E1 Framer Bypass Mode - RxLINECLKn
RxSERCLK1/	A11	A10			In this mode, RxSERCLKn is used as the Receive Line
RxLINECLK1					Clock output pin (RxLineClk) from the LIU.
RxSERCLK2/	B16	C13			
RxLINECLK2					NOTE: These 8 pins are internally pulled "High" for each
RxSERCLK3/	F16	D15			channel.
RxLINECLK3					
RxSERCLK4/	R17	P14			
RxLINECLK4					
RxSERCLK5/	T15	T12			
RxLINECLK5					
RxSERCLK6/	T12	M10			
RxLINECLK6					
RxSERCLK7/	U7	R6			
RxLINECLK7					
RxSER0/	D8	B7	0	12	Receive Serial Data Output (RxSERn):
RxPOS0					The exact function of these pins depends on the mode of
RxSER1/	C12	B11			operation selected, as described below.
RxPOS1					DS1/E1 Mode - RxSERn
RxSER2/	B17	B14			These pins function as the receive serial data output on
RxPOS2					the system side interface, which are updated on the rising
RxSER3/	B19	B16			edge of the RxSERCLKn pin. All the framing alignment bits, facility data link bits, CRC bits, and signaling informa-
RxPOS3					tion will also be extracted to this output pin.
RxSER4/	V18	P15			DS1 or E1 High-Speed Multiplexed Mode* - RxSERn
RxPOS4					In this mode, these pins are used as the high-speed multi-
RxSER5/	V14	P11			plexed data output pin on the system side. High-speed
RxPOS5					multiplexed data of channels 0-3 will output on RxSER0
RxSER6/	W12	T10			and high-speed multiplexed data of channels 4-7 will out- put on RxSER4 in a byte or bit-interleaved way. The
RxPOS6					framer outputs the multiplexed data on RxSER0 and
RxSER7/	V8	P8			RxSER4 using the high-speed input clock (RxSERCLKn).
RxPOS7					DS1 or E1 Framer Bypass Mode
					In this mode, RxSERn is used as the positive digital out- put pin (RxPOSn) from the LIU.
					Note: *High-speed multiplexed modes include (For T1/
					E1) 16.384MHz HMVIP, H.100, Bit-multiplexed
					modes, and (For T1 only) 12.352MHz Bit-
					multiplexed mode.
					Note: In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth
					time slot (don't care).



XRT86VX38

SIGNAL NAME	329 PKG BALL#	256 Ркс Ваll #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RxSig0 RxSig1 RxSig2 RxSig3 RxSig4 RxSig5 RxSig6 RxSig7	A7 B12 C16 D18 U18 W14 V12 U9		0	8	 Receive Serial Signaling Output (RxSIGn): The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling interface, as described below: If receive fractional/signaling interface is disabled : -No function If receive fractional/signaling interface is enabled - RxSIGn: These pins can be used to output robbed-bit signaling data within an inbound DS1 frame or to output Channel Associated Signaling (CAS) data within an inbound E1 frame, as described below. T1 Mode: Signaling data (A,B,C,D) of each channel will be output on bit 4,5,6,7 of each time slot on the RxSIG pin if 16-code signaling is used. If 4-code signaling is selected, signaling data (A,B) of each channel will be output on bit 4, 5 of each time slot on the RxSIG pin. If 2-code signaling is selected, signaling data in E1 mode will be output on the RxSIG pin. E1 Mode: Signaling data in E1 mode will be output on the RxSIG pin. E1 Mode: Signaling data in E1 mode will be output on the RxSIG pin. In the latter case, signaling data (A,B,C,D) of channel 1 and channel 17 will be output on the RxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) will be output on the RxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) will be output on the RxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) will be output on the RxSIGn pin during time slot 16 of frame 2etc. The CAS multiframe Alignments bits (0000 bits) and the extra bits/alarm bit (xyxx) will be output on the RxSIGn pin during time slot 16 of frame 0. Note: Receive Fractional/signaling interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bit from register 0xn122 to '1'.
RxSCLK0 RxSCLK1 RxSCLK2 RxSCLK3 RxSCLK4 RxSCLK5 RxSCLK6 RxSCLK7	C11 E14 A18 F17 W18 T14 U11 U8	B10 D12 A15 F12 T15 T11 P9 M7	0	8	 Receive Recovered Line Clock Output (RxSCLKn): The exact function of these pins depends on whether or not the receive framer enables the receive fractional/signaling interface, as described below: If receive fractional/signaling interface is disabled - -No function If receive fractional/signaling interface is enabled - Receive Recovered Line Clock Output (RxSCLKn): These pins output the recovered T1/E1 line clock (1.544MHz in T1 mode and 2.048MHz in E1 mode) for each channel. Note: Receive Fractional/Signaling interface can be enabled by programming to bit 4 - RxFr1544/RxFr2048 bit from register 0xn122 to '1'.



RECEIVE LINE INTERFACE

SIGNAL NAME	329 PKG BALL#	256 Pkg Ball #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RTIP0	C1	B1	Ι	-	Receive Positive Analog Input (RTIPn):
RTIP1	E1	D1			RTIP is the positive differential input from the line inter-
RTIP2	H1	F1			face. This input pin, along with the RRING input pin, func-
RTIP3	K1	H1			tions as the "Receive DS1/E1 Line Signal" input for the XRT86VX38 device.
RTIP4	M1	K1			The user is expected to connect this signal and the
RTIP5	P1	M1			RRING input signal to a 1:1 transformer for proper opera-
RTIP6	T1	P1			tion. The center tap of the receive transformer should have
RTIP7	W2	T2			a bypass capacitor of $0.1\mu F$ to ground (Chip Side) to improve long haul application receive capabilities.
RRING0	D1	C1	I	-	Receive Negative Analog Input (RRINGn):
RRING1	F1	E1			RRING is the negative differential input from the line inter-
RRING2	J1	G1			face. This input pin, along with the RTIP input pin, func-
RRING3	L1	J1			tions as the "Receive DS1/E1 Line Signal" input for the XRT86VX38 device.
RRING4	N1	L1			The user is expected to connect this signal and the RTIP
RRING5	R1	N1			input signal to a 1:1 transformer for proper operation. The
RRING6	U1	R1			center tap of the receive transformer should have a
RRING7	W3	Т3			bypass capacitor of $0.1\mu F$ to ground (Chip Side) to improve long haul application receive capabilities.
RxLOS0	B8	A7	0	4	Receive Loss of Signal Output Indicator (RLOSn):
RxLOS1	B13	C11			The XRT86VX38 device will assert this output pin (i.e.,
RxLOS2	D15	F11			toggle it "high") anytime (and for the duration that) the
RxLOS3	E18	D16			Receive DS1/E1 Framer or LIU block declares the LOS defect condition.
RxLOS4	U19	P16			Conversely, the XRT86VX38 will "TRI-State" this pin any-
RxLOS5	U15	P12			time (and for the duration that) the Receive DS1/E1
RxLOS6 RxLOS7	V11 V7	R10 P7			Framer or LIU block is NOT declaring the LOS defect con- dition.
TREGOT	• /	. /			Note: Since the XRT86VX38 tri-states this output pin
					(anytime the channel is not declaring the LOS defect condition), the user MUST connect a "pull- down" resistor (ranging from 1K to 10K) to each RxLOS output pin, to pull this output pin to the logic "LOW" condition, whenever the Channel is NOT declaring the LOS defect condition.
					This output pin will toggle "High" (declare LOS) if the Receive Framer or the Receive LIU block associated with Channel N determines that an RLOS condition occurs. In other words, this pin is OR-ed with the LIU RLOS and the Framer RLOS bit. If either the LIU RLOS or the Framer RLOS bit associated with channel N pulses high, the cor- responding RLOS pin of that particular channel will be set to "High".



XRT86VX38

RECEIVE LINE INTERFACE

SIGNAL NAME	329 Pkg Ball#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)		Des	CRIPTION	
RxTSEL	В5	A5	I	-	Upon Switcl the m priate hardw appro been to swi	hing to internal termin icroprocessor interfa channel register. Ho vare pin, RxTCNTL m priate global registe granted to the hardwa itch to internal termina	vers are in "High" impedance nation can be selected throut ce by programming the app ovever, to switch control to t ust be programmed to "1" in t r (0x0FE2). Once control he are pin, it must be pulled "Hig	ugh pro- the the nas
					-	0	External	
						1	Internal	
						Note: RxTCNTL (bit)	must be set to "1"	

TRANSMIT LINE INTERFACE

SIGNAL NAME	329 PKG BALL#	256 Pkg Ball #	Түре	DESCRIPTION
TTIP0 TTIP1 TTIP2 TTIP3 TTIP4 TTIP5 TTIP6 TTIP7	D3 F3 H4 K4 L3 N3 R5 T3	C3 E3 H3 J3 L3 M3 P3	Ο	 Transmit Positive Analog Output (TTIPn): TTIP is the positive differential output to the line interface. This output pin, along with the corresponding TRING output pin, function as the Transmit DS1/E1 output signal drivers for the XRT86VX38 device. The user is expected to connect this signal and the corresponding TRING output signal to a 1:2 step up transformer for proper operation. This output pin will be tri-stated whenever the user sets the "TxON" input pin or register bit (0xnF02, bit 3) to "0". Note: This pin should have a series line capacitor of 0.68μF for DC blocking purposes.
TRING0 TRING1 TRING2 TRING3 TRING4 TRING5 TRING6 TRING7	E3 F4 H3 K3 L4 N4 R4 U3	D3 E4 G4 H4 J4 L4 M4 P4	Ο	 Transmit Negative Analog Output (TRINGn): TRING is the negative differential output to the line interface. This output pin, along with the corresponding TTIP output pin, function as the Transmit DS1/E1 output signal drivers for the XRT86VX38 device. The user is expected to connect this signal and the corresponding TRING output signal to a 1:2 step up transformer for proper operation. Note: This output pin will be tri-stated whenever the user sets the "TxON" input pin or register bit (0xnF02, bit 3) to "0".

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



TRANSMIT LINE INTERFACE

SIGNAL NAME	329 Pkg Ball#	256 Рк G Ваll #	Түре	DESCRIPTION
TxON	W4	T4	1	 Transmitter On This input pin permits the user to either enable or disable the Transmit Output Driver within the Transmit DS1/E1 LIU Block. If the TxON pin is pulled "Low", all 8 Channels are tri-stated. When this pin is pulled 'High', turning on or off the transmitters will be determined by the appropriate channel registers (address 0x0Fn2, bit 3) LOW = Disables the Transmit Output Driver within the Transmit DS1/E1 LIU Block. In this setting, the TTIP and TRING output pins of all 8 channels will be tri-stated. HIGH = Enables the Transmit Output Driver within the Transmit DS1/E1 LIU Block. In this setting, the corresponding TTIP and TRING output pins will be enabled or disabled by programming the appropriate channel register. (address 0x0Fn2, bit 3) Note: Whenever the transmitters are turned off, the TTIP and TRING output pins will be tri-stated.

TIMING INTERFACE

SIGNAL NAME	329 Ркс Ball#	256 Ркс Ball #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
MCLKIN	C8	E6	I	-	Master Clock Input: This pin is used to provide the timing reference for the inter- nal master clock of the device. The frequency of this clock is programmable from 8kHz to 16.384MHz in register 0x0FE9.
E1OSCCLK	V5	R5	0	8	Framer E1 Output Clock Reference This output pin is defaulted to 2.048MHz, but can be pro- grammed to 65.536MHz in register 0x011E.
T1OSCCLK	W5	Τ5	0	8	Framer T1 Output Clock Reference This output pin is defaulted to 1.544MHz, but can be pro- grammed to output 49.408MHz in register 0x011E.
8KEXTOSC	Τ5	L6	I	-	External Oscillator Select For normal operation, this pin should not be used, or pulled "Low". This pin is internally pulled "Low" with a $50k\Omega$ resistor.
ANALOG	E5	B4	0		Factory Test Mode Pin Note: For Internal Use Only



JTAG INTERFACE

The XRT86VX38 device's JTAG features comply with the IEEE 1149.1 standard. Please refer to the industry specification for additional information on boundary scan operations.

SIGNAL NAME	329 Pkg Ball#	256 Рк G Ваll #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
тск	C10	D8	I	-	Test clock: Boundary Scan Test clock input: The TCLK signal is the clock for the TAP controller, and it generates the boundary scan data register clocking. The data on TMS and TDI is loaded on the positive edge of TCK. Data is observed at TDO on the falling edge of TCK.
TMS	Β7	A6	I	-	 Test Mode Select: Boundary Scan Test Mode Select input. The TMS signal controls the transitions of the TAP con- troller in conjunction with the rising edge of the test clock (TCK). Note: For normal operation this pin must be pulled 'High'.
TDI	A5	C8	I	-	Test Data In: Boundary Scan Test data input The TDI signal is the serial test data input. Note: This pin is internally pulled 'high'.
TDO	D7	B6	0	8	Test Data Out: Boundary Scan Test data output The TDO signal is the serial test data output.
TRST	C9	D7	I	-	Test Reset Input: The TRST signal (Active Low) asynchronously resets the TAP controller to the Test-Logic-Reset state. Note: This pin is internally pulled 'high'
aTEST	C7	C7	I	-	Factory Test Mode Pin Note: This pin is internally pulled 'low', and should be pulled 'low' for normal operation.

SIGNAL NAME	329 Pkg Ball#	256 Ркс Ball #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
DATA0	N16	M14	I/O	8	Bidirectional Microprocessor Data Bus
DATA1	P19	L12			These pins are used to drive and receive data over the bi-
DATA2	K16	K12			directional data bus, whenever the Microprocessor per-
DATA3	L18	J12			forms READ or WRITE operations with the Microprocessor
DATA4	J19	H13			Interface of the XRT86VX38 device.
DATA5	H18	G14			When DMA interface is enabled, these 8-bit bidirectional data bus is also used by the T1/E1 Framer or the external
DATA6	H16	G12			DMA Controller for storing and retrieving information.
DATA7	G15	G13			

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 Ркс Ball#	256 Ркс Ball #	Түре	OUTPUT Drive (MA)	DESCRIPTION
REQO	T19	N16	0	8	DMA Cycle Request Output—DMA Controller 0 (Write): These output pins are used to indicate that DMA transfers (Write) are requested by the T1/E1 Framer. On the transmit side (i.e., To transmit data from external DMA controller to HDLC buffers within the XRT86VX38), DMA transfers are only requested when the transmit buffer status bits indicate that there is space for a complete mes- sage or cell. The DMA Write cycle starts by T1/E1 Framer asserting the DMA Request (REQ0) 'low', then the external DMA control- ler should drive the DMA Acknowledge (ACK0) 'low' to indi- cate that it is ready to start the transfer. The external DMA controller should place new data on the Microprocessor data bus each time the Write Signal is <u>Strobed</u> low if the WR is configured as a Write Strobe. If WR is configured as a direction signal, then the external DMA controller would place new data on the Microprocessor data bus each time the Read Signal (RD) is Strobed low. The Framer asserts this output pin (toggles it "Low") when at least one of the Transmit HDLC buffers are empty and can receive one more HDLC message. The Framer negates this output pin (toggles it "High") when the HDLC buffer can no longer receive another HDLC mes- sage.
REQ1	R16	R16	0	8	DMA Cycle Request Output—DMA Controller 1 (Read): These output pins are used to indicate that DMA transfers (Read) are requested by the T1/E1 Framer. On the receive side (i.e., To transmit data from HDLC buffers within the XRT86VX38 to external DMA Controller), DMA transfers are only requested when the receive buffer contains a complete message or cell. The DMA Read cycle starts by T1/E1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK1) 'low' to indicate that it is ready to receive the data. The T1/E1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the T1/E1 Framer would place new data on the Microprocessor data bus each time the Receive HDLC buffer contains a complete HDLC message that needs to be read by the µC/µP. The Framer negates this output pin (toggles it "Low") when the Receive HDLC buffers are depleted.



XRT86VX38

SIGNAL NAME	329 Ркс Ball#	256 Ркс Ball #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
ĪNT	J18	H15	0	8	Interrupt Request Output: This active-low output signal will be asserted when the XRT86VX38 device is requesting interrupt service from the Microprocessor. This output pin should typically be con- nected to the "Interrupt Request" input of the Microproces- sor. The Framer will assert this active "Low" output (toggles it "Low"), to the local μP, anytime it requires interrupt service.
PCLK	P18	M16	Ι	-	 Microprocessor Clock Input: This clock input signal is only used if the Microprocessor Interface has been configured to operate in the Synchro- nous Modes (e.g., Power PC 403 Mode). If the Micropro- cessor Interface is configured to operate in this mode, then it will use this clock signal to do the following. 1. To sample the CS, WR/R/W, A[14:0], D[7:0], RD/DS and DBEN input pins, and 2. To update the state of the D[7:0] and the RDY/ DTACK output signals. <i>Notes:</i> 1. The Microprocessor Interface can work with PCLK frequencies ranging up to 33MHz. 2. This pin is inactive if the user has configured the Microprocessor Interface to operate in either the Intel-Asynchronous or the Motorola- Asynchronous Modes. In this case, the user should tie this pin to GND. When DMA interface is enabled, the PCLK input pin is also used by the T1/E1 Framer to latch in or latch out receive or output data respectively.
PTYPE0 PTYPE1 PTYPE2	P17 N18 K19	M13 M12 H12	Ι	-	Microprocessor Type Input: These input pins permit the user to specify which type of Microprocessor/Microcontroller to be interfaced to the XRT86VX38 device. The following table presents the three different microprocessor types that the XRT86VX38 supports. Yea MicroPROCESSOR TYPE 0 0 6 0 0 0 0 1 MOTOROLA 68K 1 0 1 0 NOTE: These pins are internally pulled "Low" with a 50kΩ resistor.

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT Drive (MA)	DESCRIPTION
RDY/DTACK	M16	L16	0	12	Ready/Data Transfer Acknowledge Output: The exact behavior of this pin depends upon the type of Microprocessor/Microcontroller the XRT86VX38 has been configured to operate in, as defined by the PTYPE[2:0] pins. Intel Asynchronous Mode - RDY - Ready Output Tis output pin will function as the "active-low" READY out- put. During a READ or WRITE cycle, the Microprocessor Inter- face block will toggle this output pin to the logic low level, ONLY when the Microprocessor Interface is ready to com- plete or terminate the current READ or WRITE cycle. Once the Microprocessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic low level. Motorola Asynchronous Mode - DTACK - Data Transfer Acknowledge Output Tis output pin will function as the "active-low" DTACK out- put. During a READ or WRITE cycle, the Microprocessor Inter- face block will toggle this output pin to the logic low level, ONLY when the Microprocessor Interface is ready to com- plete or terminate the current READ or WRITE cycle. Once the Microprocessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. Once the Microprocessor has determined that this input pin has toggled to the logic "low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "high" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic low level.



XRT86VX38

SIGNAL NAME	329 PKG BALL#	256 Рк G Ball #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RDY/DTACK	M16	L16	0	12	 (Con't) Power PC 403 Mode - RDY Ready Output: This output pin will function as the "active-high" READY output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic high level, ONLY when the Microprocessor Interface is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has sampled this signal being at the logic "high" level upon the rising edge of PCLK, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "low" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it samples this output pin being at the logic low level. Note: The Microprocessor Interface will update the state of this output pin upon the rising edge of PCLK.
ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR14	N19 M17 M18 M15 L16 M19 L17 L19 K15 J16 K18 J15 H15 H15 H19 H17	L13 L14 K15 L11 K13 K16 K14 J15 J14 J13 H14 H16 G16 F16 G11	Ι	-	 Microprocessor Interface Address Bus Input These pins permit the Microprocessor to identify on-chip registers and Buffer/Memory locations within the XRT86VX38 device whenever it performs READ and WRITE operations with the XRT86VX38 device. NOTE: These pins are internally pulled "Low" with a 50kΩ resistor, except ADDR[8:14].

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 PKG BALL#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
ALE / AS	K17	J16	Ι		Address Latch Enable Input Address Strobe The exact behavior of this pin depends upon the type of Microprocessor/Microcontroller the XRT86VX38 has been configured to operate in, as defined by the PTYPE[2:0] pins. Intel-Asynchronous Mode - ALE This active-high input pin is used to latch the address (present at the Microprocessor Interface Address Bus pins (A[14:0]) into the XRT86VX38 Microprocessor Interface block and to indicate the start of a READ or WRITE cycle. Pulling this input pin "high" enables the input bus drivers for the Address Bus input pins (A[14:0]). The contents of the Address Bus will be latched into the XRT86VX38 Micropro- cessor Interface circuitry, upon the falling edge of this input signal. Motorola-Asynchronous (68K) Mode - AS This active-low input pin is used to latch the data residing on the Address Bus, A[14:0] into the Microprocessor Inter- face circuitry of the XRT86VX38 device. Pulling this input pin "low" enables the input bus drivers for the Address Bus input pins. The contents of the Address Bus will be latched into the Microprocessor Inter- face circuitry of the XRT86VX38 device. Pulling this input pin "low" enables the input bus drivers for the Address Bus input pins. The contents of the Address Bus will be latched into the Microprocessor Interface cir- cuitry, upon the rising edge of this signal. Power PC 403 Mode - No Function -Tie to GND: This input pin has no role nor function and should be tied to GND.
CS	G19	F14	I	-	Microprocessor Interface—Chip Select Input: The user must assert this active low signal in order to select the Microprocessor Interface for READ and WRITE operations between the Microprocessor and the XRT86VX38 on-chip registers and buffer/memory loca- tions.



XRT86VX38

SIGNAL NAME	329 Ркс Ball#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
RD/DS/WE	N17	L15	Ι		 Microprocessor Interface—Read Strobe Input: The exact behavior of this pin depends upon the type of Microprocessor/Microcontroller the Framer has been con- figured to operate in, as defined by the PTYPE[2:0] pins. Intel-Asynchronous Mode - RD - READ Strobe Input: This input pin will function as the RD (Active Low Read Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the XRT86VX38 device will place the contents of the addressed register (or buffer location) on the Microprocessor Interface Bi-directional data bus (D[7:0]). When this signal is negated, then the Data Bus will be tri- stated. Motorola-Asynchronous (68K) Mode - DS - Data Strobe: This input pin will function as the DS (Data Strobe) input signal. Power PC 403 Mode - WE - Write Enable Input: This input pin will function as the WE (Write Enable) input signal. Anytime the Microprocessor Interface samples this active- low input signal (along with CS and WR/R/W) also being asserted (at a logic low level) upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents on the Bi-Directional Data Bus (D[7:0]) into the "target" on-chip register or buffer location within the
WR / R/W	G17	F13	Ι	-	XRT86VX38 device. Microprocessor Interface—Write Strobe Input The exact behavior of this pin depends upon the type of Microprocessor/Microcontroller the XRT86VX38 has been configured to operate in, as defined by the PTYPE[2:0] pins. Intel-Asynchronous Mode - WR - Write Strobe Input: This input pin functions as the WR (Active Low WRITE Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the input buffers (associ- ated with the Bi-Directional Data Bus pin, D[7:0]) will be enabled. The Microprocessor Interface will latch the contents on the Bi-Directional Data Bus (into the "target" register or address location, within the XRT86VX38) upon the rising edge of this input pin. Motorola-Asynchronous Mode - R/W - Read/Write Operation Identification Input Pin: This pin is functionally equivalent to the "R/W" input pin. In the Motorola Mode, a "READ" operation occurs if this pin is held at a logic "1", coincident to a falling edge of the RD/DS (Data Strobe) input pin. Similarly a WRITE operation occurs if this pin is at a logic "0", coincident to a falling edge of the RD/DS (Data Strobe) input pin.

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



SIGNAL NAME	329 Pkg Ball#	256 PKG BALL #	Түре	OUTPUT DRIVE (MA)	DESCRIPTION
WR / R/W	G17	F13			(Con't) Power PC 403 Mode - R/W - Read/Write Operation Iden- tification Input: This input pin will function as the "Read/Write Operation Identification Input" pin. Anytime the Microprocessor Interface samples this input signal at a logic "High" (while also sampling the CS input pin "Low") upon the rising edge of PCLK, then the Micro- processor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microprocessor Interface circuitry, in preparation for this forthcoming READ operation. At some point (later in this <u>READ operation</u>) the Microprocessor will also assert the DBEN/OE input pin, and the Microprocessor Interface will then place the contents of the "target" register (or address location within the XRT86VX38 device) upon the Bi-Direc- tional Data Bus pins (D[7:0]), where it can be read by the Microprocessor. Anytime the Microprocessor Interface samples this input signal at a logic "Low" (while also sampling the CS input pin a logic "Low") upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microprocessor Interface circuitry, in preparation for the forthcoming WRITE operation. At some point (later in this VRITE operation) the Microprocessor will also assert the RD/DS/WE input pin, and the Micropro- cessor Interface will then latch the contents of the "target" register or buffer location (within the XRT86VX38).



OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

XRT86VX38

MICROPROCESSOR INTERFACE

SIGNAL NAME	329 Ркс Ball#	256 Pkg Ball #	Түре	OUTPUT Drive (MA)	DESCRIPTION
ACK0	T18 R19	N15			 DMA Cycle Acknowledge Input—DMA Controller 0 (Write): The external DMA Controller will assert this input pin "Low" when the following two conditions are met: 1. After the DMA Controller, within the Framer has asserted (toggled "Low"), the Req_0 output signal. 2. When the external DMA Controller is ready to transfer data from external memory to the selected Transmit HDLC buffer. At this point, the DMA transfer between the external memory and the selected Transmit HDLC buffer may begin. After completion of the DMA cycle, the external DMA Controller will negate this input pin after the DMA Controller within the Framer has negated the Req_0 output pin. The external DMA Controller must do this in order to acknowledge the end of the DMA cycle. DMA Cycle Acknowledge Input—DMA Controller 1 (Read): The external DMA Controller asserts this input pin "Low" when the following two conditions are met: 1. After the DMA Controller, within the Framer has asserted (toggled "Low"), the Req_1 output signal. 2. When the external DMA Controller is ready to transfer data from the selected Receive HDLC buffer to external memory. At this point, the DMA transfer between the selected Receive HDLC buffer and the external DMA Controller within the Framer has negated the Req_1 output signal. After completion of the DMA cycle, the external DMA Controller within the Framer has negated the Req_1 output pin. The external memory.
RESET	V4	R4	I	-	$\label{eq:hardware Reset Input} \begin{array}{l} \mbox{Hardware Reset Input} \\ \hline \mbox{Reset} is an active low input. If this pin is pulled "Low" for more than 10 μS, the device will be reset. When this occurs, all output will be 'tri-stated', and all internal registers will be reset to their default values. \\ \end{array}$

EXAR Powering Connectivity REV. 1.0.1

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

POWER SUPPLY PINS (3.3V)

SIGNAL NAME	329 Ркс Ball#	256 Pkg Ball #	Түре	DESCRIPTION
VDD	A1	A16	PWR	Framer Block Power Supply (I/O)
	A12	E8		
	A19	E11		
	B6	G15		
	B9	M6		
	E16	M9		
	F5	N14		
	J17	T16		
	P16			
	R11			
	R13			
	R15			
	R18			
	T7			
	U4			
	V1			
	W11			
	W15			
RVDD	C2	B2	PWR	Receiver Analog Power Supply for LIU Section
	E2	D2		
	G1	F2		
	J2	H2		
	L2	K2		
	N2	M2		
	P4	P2		
	U2	T1		
TVDD	D4	D4	PWR	Transmitter Analog Power Supply for LIU Section
	G4	F4		
	J4	F5		
	K5	H5		
	M4	K4		
	N5	K5		
	R3	M5		
	T4	N4		



OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

POWER SUPPLY PINS (1.8V)

Signar News	329 Ркс	256 Ркс	Type	Dreesteries
SIGNAL NAME	BALL#	BALL #	Түре	DESCRIPTION
VDD18	D13	F8	PWR	Framer Block Power Supply
	E6	F9		
	E8	F10		
	E9	G6		
	E11	H6		
	E12	H11		
	E13	J6		
	E15	J11		
	F15	K6		
	G5	K11		
	G7	L7		
	G9	L8		
	G11	L9		
	G13	L10		
	J5			
	J7			
	J13			
	L7			
	L13			
	L15			
	M5			
	N7			
	N9			
	N11			
	N13			
	P15			
	R9			
	R10			
	R12			
	R14			
	Т6			
DVDD18	B4	C6	PWR	Digital Power Supply for LIU Section
AVDD18	D6	C5	PWR	Analog Power Supply for LIU Section
VDDPLL18	A2	A3	PWR	Analog Power Supply for PLL
-	B2	A4		
	B3	B3		
	C4	D5		
	÷.			

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



GROUND PINS

SIGNAL NAME	329 Рк g Ball#	256 PKG BALL #	Түре	DESCRIPTION
VSS	A3, A6	E7	GND	Framer Block Ground
	A15, C5	E9		
	E7, F2	F6		
	G8, G10	F7		
	G12, H5	G7		
	H7, H8	G8		
	H9, H10	G9		
	H11, H12	G10		
	H13, J8	H7		
	J9, J10	H8		
	J11, J12	H9		
	K7, K8	H10		
	K9, K10	J7		
	K11, K12	J8		
	K13, L8 L9, L10	J9 J10		
	L9, L10 L11, L12	510 K7		
	M7, M8	K7 K8		
	M9, M10	K0 K9		
	M11, M12	K10		
	M13, N8	iti o		
	N10, N12			
	N15, P2			
	R6, U12			
	W1, W19			
DGND	A4	D6	GND	Digital Ground for LIU Section
AGND	C6	B5	GND	Analog Ground for LIU Section
RGND	D2	C2	GND	Receiver Analog Ground for LIU Section
	G2	E2		
	H2	G2		
	K2	J2		
	M2	L2		
	R2	N2		
	T2	R2		
	V3	R3	e • • =	
TGND	E4	E5	GND	Transmitter Analog Ground for LIU Section
	G3	F3		
	J3	G5		
	L5	J5 K2		
	M3 P3	K3		
	P3 P5	L5 N3		
	V2	N5		
	٧Z	NJ		



www.DataSiREV1.1.0.1

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

GROUND PINS

SIGNAL NAME	329 Ркс Ball#	256 Pkg Ball #	Түре	DESCRIPTION
GNDPLL	B1 C3 D5	A1 A2 C4	GND	Analog Ground for PLL

NO CONNECT PINS

SIGNAL NAME	329 Рк g Ball#	256 PKG BALL #	Түре	DESCRIPTION
NC	F6		NC	No Connection
	F7			
	F8			
	F9			
	F10			
	F11			
	F12			
	F13			
	F14			
	G6			
	G14			
	H6			
	H14			
	J6			
	J14			
	K6			
	K14			
	L6			
	L14			
	M6			
	M14			
	N6			
	N14			
	P6			
	P7			
	P8			
	P9			
	P10			
	P11			
	P12			
	P13			
	P14			

www.DOGTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



ELECTRICAL CHARACTERISTICS

Absolute Maximums

Power Supply	Power Rating fpBGA Package 2.4
VDD _{IO} 0.5V to +3.465V	
VDD _{CORE} 0.5V to +1.890V	
Storage Temperature65°C to 150°C	Input Logic Signal Voltage (Any Pin)0.5V to + 5.5V
Operating Temperature Range40°C to 85°C	ESD Protection (HBM)>2000V
Supply Voltage GND-0.5V to +VDD + 0.5V	Input Current (Any Pin) <u>+</u> 100mA

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	Min.	TYP.	MAX.	UNITS	CONDITIONS
ILL	Data Bus Tri-State Bus Leakage Current	-10		+10	μA	
V _{IL}	Input Low voltage			0.8	V	
V _{IH}	Input High Voltage	2.0		VDD	V	
V _{OL}	Output Low Voltage	0.0		0.4	V	I _{OL} = -1.6mA
VOH	Output High Voltage	2.4		VDD	V	$I_{OH} = 40 \mu A$
I _{OC}	Open Drain Output Leakage Current				μA	
I _{IH}	Input High Voltage Current	-10		10	μA	$V_{IH} = VDD$
۱ _{IL}	Input Low Voltage Current	-10		10	μA	V _{IL} = GND

XRT86VX38 POWER CONSUMPTION

Test Conditions specified	: TA = 25°C, VDD _{IO} :	= 3.3V <u>+</u> 5% ,	VDD _{CORE} = 1.	8V <u>+</u> 5%, Int	ernal termi	nation, unless otherwise
MODE	IMPEDANCE	MIN.	Typ.	MAX.	Units	CONDITIONS
T1	100Ω		2.02 1.54		W	All ones Pattern PRBS Pattern
E1	75Ω		1.95 1.57		W	All ones Pattern PRBS Pattern
E1	120Ω		1.77 1.44		W	All ones Pattern PRBS Pattern



$VDD_{IO} = 3.3V \pm 5\%$, $VDD_{CORE} = 1.8V \pm 5\%$, $T_{A} = -40^{\circ}$ to 85°C, unless otherwise specified PARAMETER MIN. TYP. MAX. Unit **TEST CONDITIONS** Receiver loss of signal: Cable attenuation @1024kHz Number of consecutive zeros before RLOS is set 32 Input signal level at RLOS 15 20 dB ITU-G.775, ETSI 300 233 **RLOS De-asserted** 12.5 % ones Receiver Sensitivity 11 dB With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω applica-(Short Haul with cable loss) tion. **Receiver Sensitivity** 0 43 dB With nominal pulse amplitude of 3.0V for 120 Ω and 2.37V for 75 Ω applica-(Long Haul with cable loss) tion. 15 Input Impedance kΩ Input Jitter Tolerance: 1 Hz ITU G.823 37 Ulpp 10kHz-100kHz 0.3 Ulpp **Recovered Clock Jitter** Transfer Corner Frequency 20 kHz ITU G.736 _ dB Peaking Amplitude 0.5 Jitter Attenuator Corner Frequency (-3dB curve) (JABW=0) ITU G.736 10 Hz -(JABW=1) 1.5 Hz Return Loss: 51kHz - 102kHz 12 dB ITU-G.703 102kHz - 2048kHz dB 8 2048kHz - 3072kHz 8 dB

TABLE 4: E1 RECEIVER ELECTRICAL CHARACTERISTICS

www.DOCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



TABLE 5: T1 RECEIVER ELECTRICAL CHARACTERISTICS

VDD _{IO} = 3.3V <u>+</u> 5% , VDD _{CORE} = 1.8V <u>+</u> 5%, T _A =-40° to 85°C, unless otherwise specified							
PARAMETER	Min.	Typ.	MAX.	Unit	TEST CONDITIONS		
Receiver loss of signal:							
Number of consecutive zeros before RLOS is set		175					
Input signal level at RLOS	15	20	-	dB	Cable attenuation @772kHz		
RLOS Clear	12.5	-	-	% ones	ITU-G.775, ETSI 300 233		
Receiver Sensitivity (Short Haul with cable loss)	12	-		dB	With nominal pulse amplitude of 3.0V for 100Ω termination		
Receiver Sensitivity (Long Haul with cable loss) Normal Extended	0 0	-	36 45	dB dB	With nominal pulse amplitude of 3.0V for 100Ω termination		
Input Impedance		15	-	kΩ			
Jitter Tolerance: 1Hz 10kHz - 100kHz	138 0.4	-	-	Ulpp	AT&T Pub 62411		
Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude	-	10	- 0.1	KHz dB	TR-TSY-000499		
Jitter Attenuator Corner Frequency (-3dB curve)	-	6		Hz	AT&T Pub 62411		
Return Loss: 51kHz - 102kHz 102kHz - 2048kHz 2048kHz - 3072kHz	- - -	14 20 16		dB dB dB			

TABLE 6: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	MIN.	TYP.	MAX.	Unit	TEST CONDITIONS
AMI Output Pulse Amplitude:					1:2 transformer
75 Ω Application	2.13	2.37	2.60	V	
120 Ω Application	2.70	3.00	3.30	V	
Output Pulse Width	224	244	264	ns	
Output Pulse Width Ratio	0.95	-	1.05	-	ITU-G.703
Output Pulse Amplitude Ratio	0.95	-	1.05	-	ITU-G.703



OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

TABLE 6: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	MIN.	TYP.	MAX.	Unit	TEST CONDITIONS
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss:					
51kHz -102kHz	15	-	-	dB	ETSI 300 166
102kHz-2048kHz	9	-	-	dB	
2048kHz-3072kHz	8	-	-	dB	

TABLE 7: E1 TRANSMIT RETURN LOSS REQUIREMENT

FREQUENCY	RETURN LOSS ETS 300166
51-102kHz	6dB
102-2048kHz	8dB
2048-3072kHz	8dB

TABLE 8: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

PARAMETER	Min.	TYP.	MAX.	Unit	TEST CONDITIONS
AMI Output Pulse Amplitude:	2.4	3.0	3.60	V	1:2 transformer measured at DSX-1.
Output Pulse Width	338	350	362	ns	ANSI T1.102
Output Pulse Width Imbalance	-	-	20	-	ANSI T1.102
Output Pulse Amplitude Imbalance	-	-	<u>+</u> 200	mV	ANSI T1.102
Jitter Added by the Transmitter Output	-	0.025	0.05	Ulpp	Broad Band with jitter free TCLK applied to the input.
Output Return Loss:					
51kHz -102kHz	-	17	-	dB	
102kHz-2048kHz	-	12	-	dB	
2048kHz-3072kHz	-	10	-	dB	



269 ns (244 + 25) 20% 10% V = 100% 194 ns 10% (244 - 50)20% Nominal pulse 50% 244 ns 219 ns (244 - 25) 10% 0% 10% 10% 20% 488 ns (244 + 244) Note - V corresponds to the nominal peak value.

FIGURE 2. ITU G.703 PULSE TEMPLATE

TABLE 9: TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75 Ω Resistive (Coax)	120 Ω Resistive (twisted Pair)
Nominal Peak Voltage of a Mark	2.37V	3.0V
Peak voltage of a Space (no Mark)	0 <u>+</u> 0.237V	0 <u>+</u> 0.3V
Nominal Pulse width	244ns	244ns
Ratio of Positive and Negative Pulses Imbalance	0.95 to 1.05	0.95 to 1.05







FIGURE 3. ITU G.703 SECTION 13 SYNCHRONOUS INTERFACE PULSE TEMPLATE

 TABLE 10: E1 SYNCHRONOUS INTERFACE TRANSMIT PULSE MASK SPECIFICATION

Test Load Impedance	75 Ω Resistive (Coax)	120 Ω Resistive (twisted Pair)
Maximum Peak Voltage of a Mark	1.5V	1.9V
Minimum Peak Voltage of a Mark	0.75V	1.0V
Nominal Pulse width	244ns	244ns







	MINIMUM CURVE		AXIMUM CURVE
TIME (UI)	NORMALIZED AMPLITUDE	TIME (UI)	NORMALIZED AMPLITUDE
-0.77	05V	-0.77	.05V
-0.23	05V	-0.39	.05V
-0.23	0.5V	-0.27	.8V
-0.15	0.95V	-0.27	1.15V
0.0	0.95V	-0.12	1.15V
0.15	0.9V	0.0	1.05V
0.23	0.5V	0.27	1.05V
0.23	-0.45V	0.35	-0.07V
0.46	-0.45V	0.93	0.05V
0.66	-0.2V	1.16	0.05V
0.93	-0.05V		
1.16	-0.05V		

TABLE 11: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS

OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION

TABLE 12: AC ELECTRICAL	CHARACTERISTICS
-------------------------	------------------------

VDD_{IO} = 3.3V ± 5% , VDD_{CORE} = 1.8V ± 5%, TA=25°C, UNLESS OTHERWISE SPECIFIED					
PARAMETER	SYMBOL	Min.	Түр.	MAX.	Units
MCLKIN Clock Duty Cycle		40	-	60	%
MCLKIN Clock Tolerance		-	±50	-	ppm


BEV/X28



ORDERING INFORMATION


PRODUCT NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VX38IB329	329 Fine Pitch Ball Grid Array	-40°C to +85°C
XRT86VX38IB256	256 Fine Pitch Ball Grid Array	-40°C to +85°C

PACKAGE DIMENSIONS FOR 329 FINE PITCH BALL GRID ARRAY





XRT86VX38 OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION



PACKAGE DIMENSIONS FOR 256 FINE PITCH BALL GRID ARRAY



NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2009 EXAR Corporation

Datasheet June 2009.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.



P4

REVISION HISTORY

REVISION #	DATE	DESCRIPTION
1.0.0	May. 01, 2009	Initial release of Hardware Description
1.0.1	June 16, 2009	Update packaging name to fpBGA, add BITS functionality to general description, updated features and applications and updates to eletrical tables